丸山 勉 / Maruyama, Tsutomu

システム情報系 教授 / Professor, Faculty of Engineering, Information and Systems

関連記事 / Related Articles in COTRE

安全な情報管理システムと ネットワークの構築に向けて
情報とネットワークのセキュリティ技術リサーチユニット
For the establishment of safe information management systems and networks

 

論文 / Publication

  1. 評価値が多峰性を有する自律移動ロボットの走行制御へのモンテカルロモデル予測制御の適用 戸田, 達也, 仲谷, 真太郎, 伊達, 央, 丸山, 勉 第62回自動制御連合講演会講演論文集 1I3-01-1 - 1I3-01-7 (2019)
  2. An FPGA Implementation of Robust Matting Yamazaki, Takuya, Maruyama, Tsutomu Proceedings of 2018 International Conference on Field-Programmable Technology (2018)
  3. FPGA Acceleration of a Supervised Learning Method for Hyperspectral Image Classification Tajiri, Kento, Maruyama, Tsutomu Proceedings of 2018 International Conference on Field-Programmable Technology (2018)
  4. Real-Time Stereo Vision System: A Multi-Block Matching on GPU Qiong Chang, Tsutomu Maruyama 6 42030 - 42046 (2018)
  5. Real-Time High-Quality Stereo Matching System on a GPU Chang, Qiong, Maruyama, Tsutomu 29th Annual IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP) (2018)
  6. Fast convolution kernels on pascal GPU with high memory efficiency Maruyama,Tsutomu SpringSim (HPC) 3:1 - 3:12 (2018)
  7. An Approach for Solving SAT/MaxSAT-Encoded Formal Verification Problems on FPGA Kenji Kanazawa, Tsutomu Maruyama E100D (8) 1807 - 1818 (2017)
  8. A Fast and Accurate FPGA System for Short Read Mapping Based on Parallel Comparison on Hash Table Yoko Sogabe, Tsutomu Maruyama E100D (5) 1016 - 1025 (2017)
  9. FPGA Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm BLOCK, Henry, MARUYAMA, Tsutomu IEICE Transactions on Information and Systems E100D (2) 256 - 264 (2017)
  10. FPGAによるSATプリプロセッサの実現 丸山,勉 情報処理学会論文誌 57 (1) (2016)
  11. A Variable-length Hash Method for Faster Short Read Mapping on FPGA Sogabe,Yoko, Maruyama,Tsutomu International Conference on Field Programmable Logic and Applications (2015)
  12. An FPGA Implementation of a Phylogenetic Tree Reconstruction Algorithm Using an Alternative Second-pass Optimization Block,Henry, Maruyama,Tsutomu International Conference on Field Programmable Logic and Applications (2015)
  13. FPGA Acceleration of a Preprocessor in SAT Problem Maruyama,Tsutomu Parallel Computing with FPGAs (2015)
  14. Real-time color image segmentation based on mean shift algorithm using an FPGA Dang Ba Khac Trieu, Tsutomu Maruyama 10 (2) 345 - 356 (2015)
  15. FPGA Acceleration of SAT/MaxSAT Solving using Variable-way Cache Kanazawa,Kenji, Maruyama,Tsutomu 24th International Conference on Field Programmable Logic and Applications (2014)
  16. FPGA Acceleration of Short Read Mapping based on Sort and Parallel Comparison Maruyama,Tsutomu International Conference on Field Programmable Logic and Applications (2014)
  17. An FPGA Hardware Acceleration of the Indirect Calculation of Tree Lengths Method for Phylogenetic Tree Reconstruction Maruyama,Tsutomu International Conference on Field Programmable Logic and Applications (2014)
  18. FPGAを用いた可変連想度セットアソシエイティブキャッシュによる充足/最大充足可能性問題の高速計算(アプリケーション高速化) 金澤, 健治, 丸山, 勉 電子情報通信学会技術研究報告. RECONF, リコンフィギャラブルシステム 114 (75) 73 - 78 (2014)
  19. GPU and FPGA Acceleration of Level Set Method Maruyama,Tsutomu International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (2014)
  20. Fast and Accurate Optical Flow Estimation using FPGA Maruyama,Tsutomu International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (2014)

researchmap の論文リストを表示する Show the publication list on researchmap

※上記の論文リストは researchmapから取得した論文リストにDOIリンク等の情報を付加したものです。筑波大学研究者総覧(TRIOS)または researchmapの論文リストが更新されると後日反映されます。

論文のオープンアクセス版を読む Check out a freely downloadable version
筑波大学研究ポータル University of Tsukuba research information Portal
COTRE(コトリ)|COmmunity of Tsukuba REsearchers

発行:筑波大学 URA研究戦略推進室・研究推進部